forked from chipsalliance/verible
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathformat_file_lines_test.sh
executable file
·74 lines (67 loc) · 2.5 KB
/
format_file_lines_test.sh
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
#!/usr/bin/env bash
# Copyright 2017-2020 The Verible Authors.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
# Tests verible-verilog-format reading from a file, selecting --lines.
declare -r MY_INPUT_FILE="${TEST_TMPDIR}/myinput.txt"
declare -r MY_OUTPUT_FILE="${TEST_TMPDIR}/myoutput.txt"
declare -r MY_EXPECT_FILE="${TEST_TMPDIR}/myexpect.txt"
# Get tool from argument
[[ "$#" == 1 ]] || {
echo "Expecting 1 positional argument, verible-verilog-format path."
exit 1
}
formatter="$(rlocation ${TEST_WORKSPACE}/${1})"
cat >${MY_INPUT_FILE} <<EOF
parameter int var_line_1 = 1 ;
parameter int var_line_2 = 2 ;
parameter int var_line_3 = 3 ;
parameter int var_line_4 = 4 ;
// verilog_format: off
parameter int var_line_6 = 6 ;
parameter int var_line_7 = 7 ;
// verilog_format: on
parameter int var_line_9 = 9 ;
parameter int var_line_10 = 10 ;
parameter int var_line_11 = 11 ;
parameter int var_line_12 = 12 ;
parameter int var_line_13 = 13 ;
parameter int var_line_14 = 14 ;
parameter int var_line_15 = 15 ;
parameter int var_line_16 = 16 ;
parameter int var_line_17 = 17 ;
EOF
cat >${MY_EXPECT_FILE} <<EOF
parameter int var_line_1 = 1 ;
parameter int var_line_2 = 2 ;
parameter int var_line_3 = 3 ;
parameter int var_line_4 = 4;
// verilog_format: off
parameter int var_line_6 = 6 ;
parameter int var_line_7 = 7 ;
// verilog_format: on
parameter int var_line_9 = 9;
parameter int var_line_10 = 10 ;
parameter int var_line_11 = 11 ;
parameter int var_line_12 = 12;
parameter int var_line_13 = 13;
parameter int var_line_14 = 14 ;
parameter int var_line_15 = 15;
parameter int var_line_16 = 16;
parameter int var_line_17 = 17 ;
EOF
# Run formatter.
${formatter} --lines 4-9 --lines 12-13,15,16 ${MY_INPUT_FILE} \
> ${MY_OUTPUT_FILE} || exit 1
diff --strip-trailing-cr "${MY_OUTPUT_FILE}" "${MY_EXPECT_FILE}" || exit 2
echo "PASS"