You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Is your feature request related to a problem? Please describe.
It is inconvenient to require a SVD file when it is not readily available. When registers are available in another format, for example YAML or a custom internal representation, having to generate and save the SVD prior to using svd2pac is bothersome.
Also, calling svd2pac::main from a tool application with string arguments is not idiomatic.
Describe the solution you'd like
If svd2pac was available as a library, with a public IR and generate functions, it would be possible to use it without explicitly requiring a SVD / call to main.
Describe alternatives you've considered
Using svd-encoder crate to generate SVD, saving the file than calling svd2pac::main.
Additional context
In our (very) specific case, we have an internal register representation that we use to generate FPGA logic as well as software access layer. Converting to svd2pac's IR is more natural than generating a throwaway SVD to serve as middleman.
The text was updated successfully, but these errors were encountered:
Is your feature request related to a problem? Please describe.
It is inconvenient to require a SVD file when it is not readily available. When registers are available in another format, for example YAML or a custom internal representation, having to generate and save the SVD prior to using
svd2pac
is bothersome.Also, calling
svd2pac::main
from a tool application with string arguments is not idiomatic.Describe the solution you'd like
If
svd2pac
was available as a library, with a public IR and generate functions, it would be possible to use it without explicitly requiring a SVD / call to main.Describe alternatives you've considered
Using
svd-encoder
crate to generate SVD, saving the file than callingsvd2pac::main
.Additional context
In our (very) specific case, we have an internal register representation that we use to generate FPGA logic as well as software access layer. Converting to
svd2pac
's IR is more natural than generating a throwaway SVD to serve as middleman.The text was updated successfully, but these errors were encountered: