Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

scenario to update #1

Open
ReemAbuRajab7 opened this issue Feb 8, 2025 · 0 comments
Open

scenario to update #1

ReemAbuRajab7 opened this issue Feb 8, 2025 · 0 comments

Comments

@ReemAbuRajab7
Copy link

Corrected Explanation for beq:

The comment "increment the PC by 16 which increments the address of instruction memory by 4" is incorrect.
Instead:
PC is incremented by 64 bytes.
This corresponds to skipping 16 instructions (as each instruction is 4 bytes).


Corrected Explanation for jal:
PC Increment: The PC is incremented by 256 bytes (not 64 bytes).
Instruction Memory: The jump corresponds to skipping 64 instructions (not 16).
Return Address: The register x10 will hold the value PC + 4. If the current PC is 0x0000, x10 will hold 0x0004.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant