Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Name of 'module' needs to change when filename name is changed #31

Open
chrisnappi opened this issue Mar 15, 2019 · 1 comment
Open

Comments

@chrisnappi
Copy link
Member

@coreyeng
Fairly certain that when we specify --verilog_top_output_name the name of the module in the file needs to be changed to match.

@ginty
Copy link
Member

ginty commented Sep 13, 2019

I think this may be fixed by #43

ginty added a commit that referenced this issue Sep 13, 2019
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants