We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
@coreyeng Fairly certain that when we specify --verilog_top_output_name the name of the module in the file needs to be changed to match.
The text was updated successfully, but these errors were encountered:
I think this may be fixed by #43
Sorry, something went wrong.
Fix for #31
c8798ac
No branches or pull requests
@coreyeng
Fairly certain that when we specify --verilog_top_output_name the name of the module in the file needs to be changed to match.
The text was updated successfully, but these errors were encountered: