A Makefile consists of a set of rules. A rule generally looks like:
targets: prerequisites
command1
command2
command3- The targets all file names, separated by spaces.
- The commands are a series of steps typically used to make the target(s). These need to start with a tab character
- The prerequisites are also file names, separated by spaces. These files need to exist before the commands for the target are run.