Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ULP-RISC-V internal timer interrupt not triggering (IDFGH-14752) #15491

Open
Chalandi opened this issue Feb 27, 2025 · 0 comments
Open

ULP-RISC-V internal timer interrupt not triggering (IDFGH-14752) #15491

Chalandi opened this issue Feb 27, 2025 · 0 comments
Labels
Status: Opened Issue is new

Comments

@Chalandi
Copy link

Chalandi commented Feb 27, 2025

Hello,

I wrote a baremetal project on ESP32-S3 without using the SDK (https://github.com/Chalandi/Baremetal_esp32s3_nosdk).

For ULP-RISC-V, I can trigger peripheral interrupts but when trying to trigger the internal timer interrupt via the "timer" assembly instruction it does not trigger at all.

#define picorv32_timer_insn(_rd, _rs) \
r_type_insn(0b0000101, 0, regnum_ ## _rs, 0b110, regnum_ ## _rd, 0b0001011)

Also the TRM does not mention how to use the internal timer of the RISC-V (the RISC-V IP seems to be PicoRV32).

Could you please provide more information about the ULP-RISC-V internal timer ?

Thanks in advance

@espressif-bot espressif-bot added the Status: Opened Issue is new label Feb 27, 2025
@github-actions github-actions bot changed the title ULP-RISC-V internal timer interrupt not triggering ULP-RISC-V internal timer interrupt not triggering (IDFGH-14752) Feb 27, 2025
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
Status: Opened Issue is new
Projects
None yet
Development

No branches or pull requests

2 participants