Skip to content

Latest commit

 

History

History
3 lines (3 loc) · 171 Bytes

README.md

File metadata and controls

3 lines (3 loc) · 171 Bytes
Raw

Canny-FPGA-Pipe

Canny-FPGA-Pipe is a VHDL implementation of the Canny edge detector. It has a pipelined architecture and is designed for a resolution of 640x480 pixels.