New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

回路遅延 #3

Open

Yamakatsu63 opened this issue Feb 22, 2022 · 0 comments

Contributor

Yamakatsu63 commented Feb 22, 2022

Verilogでは遅延の検証などのために遅延記述ができる．

例
assign #200 a = b

The text was updated successfully, but these errors were encountered:

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment