We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
1 parent 228d1e9 commit f5cfcbbCopy full SHA for f5cfcbb
rtic/CHANGELOG.md
@@ -23,6 +23,7 @@ Example:
23
### Changed
24
25
- Updated esp32c3 dependency to v0.27.0
26
+
27
### Added
28
29
- Support for RISC-V targets compatible with `riscv-slic` using machine-level environment call exceptions.
0 commit comments