Skip to content

Latest commit

 

History

History
13 lines (7 loc) · 972 Bytes

README.md

File metadata and controls

13 lines (7 loc) · 972 Bytes

Computer

These are the schematics for an 8-bit computer I'm designing, loosely based on Ben Eater's YouTube series.

There's a pdf version of the schematics here, although it might not always be up to date. Otherwise, you can open the project in Kicad.

I've also recreated the schematics in Logisim, to test that it all works properly before I build it in real life. You can download the Logisim file here.

Possible Future Improvements

  • In the decoder multiplexer, the input enable and output enable signals could be combined into the same signal. In reality, they will always be the same thing: it's pointless to output to the data bus unless something else is reading it, and vice versa. (This would involve changing SUM_TO_ACC to a multiplexed input signal.)