Skip to content

RAMP's out of order RV32G processor, implemented with PyMTL3

Notifications You must be signed in to change notification settings

Cal-Poly-RAMP/ramp-core

Repository files navigation

LOGO Ramp Core

In Progress | Docs | Homepage |

RAMP's out-of-order RV32G processor core implemented with the PyMTL3 framework.

Repository working on Ubuntu, finnicky on Mac, untested on Windows.

Quickstart

Download Repo:
$ git clone https://github.com/Cal-Poly-RAMP/ramp-core

Install Requirements:
$ pip install -r requirements.txt

Install Verilator (Mac):
$ brew install verilator

Install Verilator (Ubuntu):
$ apt-get install verilator

Testing

Run test suite with pymtl:
$ make test or
$ pytest tests/*

Run test suite with verilator:
$ make test-verilog or
$ pytest tests/* --test-verilog

Synthesis

Compile PyMTL code into SystemVerilog, under translated/:
$ make synthesis or
$ python synthesis.py

Resources

Presentation
Architecture Diagram

About

RAMP's out of order RV32G processor, implemented with PyMTL3

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published