- 👋 Hi, I’m @NJValin
- Student at the University of Ottawa
- Computer Engineering
- [email protected] or [email protected]
- LinkedIn: Neil Valin
Computer Engineering student at the University of Ottawa.
Focusing and most interested in the digital side of ASIC design.
Highlights
- Pro
Pinned Loading
-
Branch-Prediction-ML-Model
Branch-Prediction-ML-Model PublicCreated as fufullment of the "CEG-4112 : Applied AI" course project.
Python
-
UVCs
UVCs PublicA collection of Univervsal Verification Components meant for reuse in projects
SystemVerilog
-
-
SystemVerilog-Modules
SystemVerilog-Modules PublicCollection of hardware blocks written in SystemVerilog with the intention of reuse accross projects
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.