Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add support for 'logic' net type #14

Open
wants to merge 4 commits into
base: master
Choose a base branch
from
Open

Add support for 'logic' net type #14

wants to merge 4 commits into from

Conversation

rlaj
Copy link
Member

@rlaj rlaj commented Jun 16, 2020

No description provided.

@rlaj rlaj requested a review from ginty June 16, 2020 18:27
@rlaj rlaj requested review from ginty and coreyeng and removed request for ginty June 25, 2020 12:45
@@ -828,15 +830,17 @@ module OrigenVerilog

# dimension ::= [ dimension_constant_expression : dimension_constant_expression ]
rule dimension
"[" s dimension_constant_expression s ":" s dimension_constant_expression s "]" {
("[" s dimension_constant_expression s ":" s dimension_constant_expression s "]" s "[" s dimension_constant_expression s ":" s dimension_constant_expression s "]" /
"[" s dimension_constant_expression s ":" s dimension_constant_expression s "]") {
Copy link
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This is converting this rule from defining a single dimension to defining multiple dimensions.

Is the proper update not to change dimension somewhere to dimension+ so that it will take multiple?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants