Popular repositories Loading

1. Final-Year-Project-VLSI Final-Year-Project-VLSI Public

   Final Year Project: Semi-Custom IC Design using Cadence Tools

   Verilog

2. ATM-Simulator ATM-Simulator Public

   A C++ based command-line ATM simulator project with user authentication, balance operations, and session loop.

   C++

3. STA-of-Railway-Crossing-Barrior-Automation-using-open-source-tools STA-of-Railway-Crossing-Barrior-Automation-using-open-source-tools Public

   Verilog