Implementing output wave trace of the emulation in VCD format #17
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This will just run a rom in the interpreter for a given amount of time/cycles. Useful for generating vcd traces or testing something else quickly. It compiles much faster than the gui or the unit tstes, because it has zero dependencies.
VCD (value change dump) is a format used by EDA tools (like verilog simulators) that shows the change of signals over time. This will dump the change of every register and internal state of the emulator over time. This will create a file in `wave_trace/trace.vcd`, which can be opened on GTKWave or Surfer for example I have the idea of implementing it while playing with msinger/dmg-sim simulation of DMG CPU B in verilog. This will make it easier to compare my emulator with a simulation of the original hardware.
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
VCD (value change dump) is a format used by EDA tools (like Verilog simulators) that shows the change of signals over time. This will dump the change of every register and internal state of the emulator over time.
This will create a file in
wave_trace/trace.vcd, which can be opened on GTKWave or Surfer for exampleI have the idea of implementing it while playing with msinger/dmg-sim simulation of DMG CPU B in Verilog, and later by emu-russia/dmgcpu. This will make it easier to compare my emulator with a simulation of the original hardware.
Example usage: