-
Notifications
You must be signed in to change notification settings - Fork 298
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
[feat] Add aarch64 and riscv dcache manage #210
base: main
Are you sure you want to change the base?
Conversation
Currently Could you abstract a unified set of icache and dcache management APIs? And clarify the difference between flush and invalidate. For example, these APIs might be like:
Where |
9ecbac3
to
ff2d468
Compare
/// Performs a cache operation on a cache level. | ||
/// https://developer.arm.com/documentation/ddi0601/2024-12/AArch64-Instructions/DC-CISW--Data-or-unified-Cache-line-Clean-and-Invalidate-by-Set-Way | ||
#[inline] | ||
fn dcache_level(op: CacheOp, level: u64) { |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Flushing the entire D-cache is hardly ever used, so we will not implement it to avoid this cumbersome function.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
before enable mmu we need to flush all cache, or will cause error. tested on phytium.
135901d
to
46e0bf1
Compare
Add dcache invalidate flush api.