-
Notifications
You must be signed in to change notification settings - Fork 62
Pull requests: intel/intel-xpu-backend-for-triton
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
[TensorDescriptor] Fallback to
TritonRewriteTensorDescriptorToPointer
#4367
opened May 29, 2025 by
whitneywhtsang
Loading…
Fix assertion and enable test 'test_tensor_descriptor_batched_gemm_2d'
#4360
opened May 29, 2025 by
etiotto
Loading…
[FlexAttention] Propagate MMA layout to tl.store to remove layout conversion
#4354
opened May 29, 2025 by
LiyangLingIntel
•
Draft
[TritonGENToLLVM] Do not adjust zero base width
#4329
opened May 27, 2025 by
whitneywhtsang
Loading…
Do not use extractvalue if the inserted value is directly reachable
#4212
opened May 15, 2025 by
AndreyPavlenko
•
Draft
Use inline VISA to optimize horizontal batched subgroup reduce
#4171
opened May 12, 2025 by
chengjunlu
•
Draft
Add functional test for 2D block lowering of tensor pointers.
#3876
opened Apr 9, 2025 by
chengjunlu
•
Draft
[benchmarks][ci] Initial integration of sglang kernels to benchmarks
dependencies: igc
#3796
opened Mar 31, 2025 by
LiyangLingIntel
Loading…
[SGLANG] add sglang block fp8 gemm kernels into benchmark
#3645
opened Mar 12, 2025 by
airMeng
Loading…
5 of 7 tasks
[Performance] Add the support of tensor of pointer in the prefetching and loop pipelining
#3634
opened Mar 10, 2025 by
chengjunlu
•
Draft
Previous Next
ProTip!
Adding no:label will show everything without a label.