Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added QMTECH RP2040 Daughterboard #526

Merged
merged 4 commits into from
Oct 23, 2023
Merged

Added QMTECH RP2040 Daughterboard #526

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
8b0c5b7
Added QMTECH RP2040 Daughterboard
Chandler-Kluser Sep 1, 2023
d8b0065
Update qmtech_artix7_fgg676.py
Chandler-Kluser Sep 1, 2023
632bab9
Update qmtech_artix7_fgg676.py
Chandler-Kluser Sep 1, 2023
c26f76e
Fixed misplacement of platform file
Sep 3, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 8 additions & 2 deletions litex_boards/platforms/qmtech_artix7_fgg676.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -141,7 +141,7 @@ class Platform(Xilinx7SeriesPlatform):
default_clk_period = 1e9/50e6
kgates = None

def __init__(self, kgates=100, toolchain="vivado", with_daughterboard=False):
def __init__(self, kgates=100, toolchain="vivado", with_daughterboard=False, with_rp2040_daughterboard=False):
assert(kgates in [75, 100], "kgates can only be 75 or 100 representing a XC7A75T, XC7TA100T")
self.kgates = kgates
device = f"xc7a{kgates}tfgg676-1"
Expand All @@ -160,6 +160,12 @@ def __init__(self, kgates=100, toolchain="vivado", with_daughterboard=False):
io += daughterboard.io
connectors += daughterboard.connectors

if with_rp2040_daughterboard:
from litex_boards.platforms.qmtech_rp2040_daughterboard import QMTechDaughterboard
daughterboard = QMTechDaughterboard(IOStandard("LVCMOS33"))
io += daughterboard.io
connectors += daughterboard.connectors

Xilinx7SeriesPlatform.__init__(self, device, io, connectors, toolchain=toolchain)
self.toolchain.bitstream_commands = \
["set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 4 [current_design]",
Expand All @@ -179,4 +185,4 @@ def create_programmer(self):

def do_finalize(self, fragment):
Xilinx7SeriesPlatform.do_finalize(self, fragment)
self.add_period_constraint(self.lookup_request("clk50", loose=True), 1e9/50e6)
self.add_period_constraint(self.lookup_request("clk50", loose=True), 1e9/50e6)
136 changes: 136 additions & 0 deletions litex_boards/platforms/qmtech_rp2040_daughterboard.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -0,0 +1,136 @@
#
# This file is part of LiteX-Boards.
#
# Copyright (c) 2023 Kazumoto Kojima
# Copyright (c) 2023 Hans Baier <[email protected]>
# Copyright (c) 2023 Chandler Klüser <[email protected]>
#
# SPDX-License-Identifier: BSD-2-Clause

from litex.build.generic_platform import Subsignal, Pins, IOStandard, Misc

class QMTechDaughterboard:
"""
the QMTech daughterboard contains standard peripherals
and can be used with a number of different FPGA core boards
source: https://www.aliexpress.com/item/1005005094654777.html
"""

def __init__(self, io_standard) -> None:
"""
because the board can be used with FPGAs core boards from
different vendors, the constructor needs the vendor specific IOStandard
"""
self.io = [

# GMII Ethernet
("eth_clocks", 0,
Subsignal("tx", Pins("J3:22")),
Subsignal("gtx", Pins("J3:29")),
Subsignal("rx", Pins("J3:37")),
io_standard
),
("eth", 0,
# rst is hardwired on the board
#Subsignal("rst_n", Pins("-")),
Subsignal("int_n", Pins("J3:26")),
Subsignal("mdio", Pins("J3:15")),
Subsignal("mdc", Pins("J3:16")),
Subsignal("rx_dv", Pins("J3:42")),
Subsignal("rx_er", Pins("J3:32")),
Subsignal("rx_data", Pins("J3:41 J3:40 J3:39 J3:38 J3:36 J3:35 J3:34 J3:33")),
Subsignal("tx_en", Pins("J3:28")),
Subsignal("tx_er", Pins("J3:17")),
Subsignal("tx_data", Pins("J3:27 J3:25 J3:24 J3:23 J3:21 J3:20 J3:19 J3:18")),
Subsignal("col", Pins("J3:31")),
Subsignal("crs", Pins("J3:30")),
io_standard
),

# VGA
("vga", 0,
Subsignal("hsync_n", Pins("J3:44")),
Subsignal("vsync_n", Pins("J3:43")),
Subsignal("r", Pins("J3:57 J3:56 J3:59 J3:58 J3:60")),
Subsignal("g", Pins("J3:51 J3:50 J3:53 J3:52 J3:54 J3:55")),
Subsignal("b", Pins("J3:46 J3:45 J3:48 J3:47 J3:49")),
io_standard
),

# PullUp resistors are on the board, so we don't need them in the FPGA
("sdcard", 0,
Subsignal("data", Pins("J3:10 J3:9 J3:14 J3:13")),
Subsignal("cmd", Pins("J3:12")),
Subsignal("clk", Pins("J3:11")),
# RP2040 Daughterboard have CD pin pulled up
# Subsignal("cd", Pins("Jx:x")),
io_standard,
),
# RP2040 pins
# Native RP2040 Firmware comes with a single 9600-8-N-1 USB to UART converter
# GPIO28 is used as UART0 TX. GPIO29 is used as UART0 RX
# Firmware and Source Code available at: https://github.com/ChinaQMTECH/DB_FPGA_with_RP2040
("rp2040", 0,
Subsignal( "gpio0", Pins("J3:7")),
Subsignal( "gpio1", Pins("J3:8")),
Subsignal( "gpio2", Pins("J2:44")),
Subsignal( "gpio3", Pins("J2:43")),
Subsignal( "gpio4", Pins("J2:42")),
Subsignal( "gpio5", Pins("J2:41")),
Subsignal( "gpio6", Pins("J2:40")),
Subsignal( "gpio7", Pins("J2:39")),
Subsignal( "gpio8", Pins("J2:38")),
Subsignal( "gpio9", Pins("J2:37")),
Subsignal( "gpio10", Pins("J2:36")),
Subsignal( "gpio11", Pins("J2:35")),
Subsignal( "gpio12", Pins("J2:34")),
Subsignal( "gpio13", Pins("J2:33")),
Subsignal( "gpio14", Pins("J2:32")),
Subsignal( "gpio15", Pins("J2:31")),
# RP2040 GPIOs 16 to 19 are external headers
# They can be used to drive JTAG interface using Dirty Jtag (for RP2040)
# More information at: https://github.com/phdussud/pico-dirtyJtag
# A second option is to use the same pins to drive a
# Xilinx Virtual Cable (XVC) client for JTAG Programming in Xilinx FPGAs Core Boards
# More information at: https://github.com/kholia/xvc-pico
# Subsignal( "gpio16", Pins("Jx:x")),
# Subsignal( "gpio17", Pins("Jx:x")),
# Subsignal( "gpio18", Pins("Jx:x")),
# Subsignal( "gpio19", Pins("Jx:x")),
Subsignal( "gpio20", Pins("J2:30")),
Subsignal( "gpio21", Pins("J2:29")),
Subsignal( "gpio22", Pins("J2:28")),
Subsignal( "gpio23", Pins("J2:27")),
# RP2040 GPIOs 24 and 25 are connected to User Push Button and User LED
# Subsignal( "gpio24", Pins("Jx:x")),
# Subsignal( "gpio25", Pins("Jx:x")),
Subsignal("gpio26_adc0", Pins("J2:26")),
Subsignal("gpio27_adc1", Pins("J2:25")),
Subsignal("gpio28_adc2", Pins("J2:16")),
Subsignal("gpio29_adc3", Pins("J2:15")),
io_standard,
),
]

connectors = [
("pmoda", "J2:17 J2:19 J2:21 J2:23 J2:18 J2:20 J2:22 J2:24"), #J10
("pmodb", "J2:7 J2:9 J2:11 J2:13 J2:8 J2:10 J2:12 J2:14"), #J11
("J1", {
3: "J2:60",
4: "J2:59",
5: "J2:58",
6: "J2:57",
7: "J2:56",
8: "J2:55",
9: "J2:54",
10: "J2:53",
11: "J2:52",
12: "J2:51",
13: "J2:50",
14: "J2:49",
15: "J2:48",
16: "J2:47",
17: "J2:46",
18: "J2:45"
}),
]