Skip to content

Commit ed88501

Browse files
klensyklensy
klensy
authored and
klensy
committed
and few more
1 parent 2a37722 commit ed88501

File tree

10 files changed

+24
-26
lines changed

10 files changed

+24
-26
lines changed

‎llvm/test/CodeGen/AArch64/fpimm.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -38,7 +38,7 @@ define void @check_double() {
3838
; 64-bit ORR followed by MOVK.
3939
; CHECK-DAG: mov [[XFP0:x[0-9]+]], #1082331758844
4040
; CHECK-DAG: movk [[XFP0]], #64764, lsl #16
41-
; CHECk-DAG: fmov {{d[0-9]+}}, [[XFP0]]
41+
; CHECK-DAG: fmov {{d[0-9]+}}, [[XFP0]]
4242
%newval3 = fadd double %val, 0xFCFCFC00FC
4343
store volatile double %newval3, ptr @varf64
4444

‎llvm/test/CodeGen/ARM/shifter_operand.ll

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -121,7 +121,6 @@ define i32 @test_orr_extract_from_mul_1(i32 %x, i32 %y) {
121121
; CHECK-THUMB-NEXT: orrs r0, r1
122122
; CHECK-THUMB-NEXT: bx lr
123123
entry:
124-
; CHECk-THUMB: orrs r0, r1
125124
%mul = mul i32 %y, 63767
126125
%or = or i32 %mul, %x
127126
ret i32 %or

‎llvm/test/CodeGen/ARM/sxt_rot.ll

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -22,7 +22,6 @@ define signext i8 @test1(i32 %A) {
2222
; CHECK-V7: @ %bb.0:
2323
; CHECK-V7-NEXT: sbfx r0, r0, #8, #8
2424
; CHECK-V7-NEXT: bx lr
25-
; CHECk-V7: sbfx r0, r0, #8, #8
2625
%B = lshr i32 %A, 8
2726
%C = shl i32 %A, 24
2827
%D = or i32 %B, %C

‎llvm/test/CodeGen/Thumb2/LowOverheadLoops/branch-targets.ll

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -406,7 +406,7 @@ for.cond.cleanup:
406406
; CHECK-MID: tB %bb.1
407407
; CHECK-MID: bb.1.while.body:
408408
; CHECK-MID: renamable $lr = t2LoopEndDec killed renamable $lr, %bb.1
409-
; CHECk-MID: tB %bb.2
409+
; CHECK-MID: tB %bb.2
410410
; CHECK-MID: bb.2.while.end:
411411
define void @check_negated_xor_wls(ptr nocapture %a, ptr nocapture readonly %b, i32 %N) {
412412
entry:
@@ -440,7 +440,7 @@ while.end:
440440
; CHECK-MID: tB %bb.1
441441
; CHECK-MID: bb.1.while.body:
442442
; CHECK-MID: renamable $lr = t2LoopEndDec killed renamable $lr, %bb.1
443-
; CHECk-MID: tB %bb.2
443+
; CHECK-MID: tB %bb.2
444444
; CHECK-MID: bb.2.while.end:
445445
define void @check_negated_cmp_wls(ptr nocapture %a, ptr nocapture readonly %b, i32 %N) {
446446
entry:
@@ -474,7 +474,7 @@ while.end:
474474
; CHECK-MID: tB %bb.1
475475
; CHECK-MID: bb.1.while.body:
476476
; CHECK-MID: renamable $lr = t2LoopEndDec killed renamable $lr, %bb.1
477-
; CHECk-MID: tB %bb.2
477+
; CHECK-MID: tB %bb.2
478478
; CHECK-MID: bb.2.while.end:
479479
define void @check_negated_reordered_wls(ptr nocapture %a, ptr nocapture readonly %b, i32 %N) {
480480
entry:

‎llvm/test/MC/Disassembler/Mips/mips32r6/valid-mips32r6.txt

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -39,7 +39,7 @@
3939
0x04 0x11 0x14 0x9b # CHECK: bal 21104
4040
# The encode/decode functions are not inverses of each other.
4141
0x18 0x02 0x01 0x4d # CHECK: blezalc $2, 1336
42-
0x18 0x02 0xff 0xfa # CHECk: blezalc $2, -20
42+
0x18 0x02 0xff 0xfa # CHECK: blezalc $2, -20
4343
# The encode/decode functions are not inverses of each other in the immediate case.
4444
0x18 0x42 0x01 0x4d # CHECK: bgezalc $2, 1336
4545
0x18 0x42 0xff 0xfa # CHECK: bgezalc $2, -20
@@ -162,13 +162,13 @@
162162
0x49 0xc8 0x0d 0x43 # CHECK: ldc2 $8, -701($1)
163163
0x49 0xf4 0x92 0x75 # CHECK: sdc2 $20, 629($18)
164164
0x58 0x05 0x00 0x40 # CHECK: blezc $5, 260
165-
0x58 0x05 0xff 0xfa # CHECk: blezc $5, -20
165+
0x58 0x05 0xff 0xfa # CHECK: blezc $5, -20
166166
0x58 0x43 0x00 0x40 # CHECK: bgec $2, $3, 260
167167
0x58 0x43 0xff 0xfa # CHECK: bgec $2, $3, -20
168168
0x58 0xa5 0x00 0x40 # CHECK: bgezc $5, 260
169169
0x58 0xa5 0xff 0xfa # CHECK: bgezc $5, -20
170170
0x5c 0x05 0x00 0x40 # CHECK: bgtzc $5, 260
171-
0x5c 0x05 0xff 0xfa # CHECk: bgtzc $5, -20
171+
0x5c 0x05 0xff 0xfa # CHECK: bgtzc $5, -20
172172
0x5c 0xa5 0x00 0x40 # CHECK: bltzc $5, 260
173173
0x5c 0xa5 0xff 0xfa # CHECK: bltzc $5, -20
174174
0x5c 0xa6 0x00 0x40 # CHECK: bltc $5, $6, 260

‎llvm/test/MC/Disassembler/Mips/mips64r6/valid-mips64r6.txt

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -56,7 +56,7 @@
5656
0x04 0x7e 0xab 0xcd # CHECK: dati $3, $3, 43981
5757
# The encode/decode functions are not inverses of each other in the immediate case.
5858
0x18 0x02 0x01 0x4d # CHECK: blezalc $2, 1336
59-
0x18 0x02 0xff 0xfa # CHECk: blezalc $2, -20
59+
0x18 0x02 0xff 0xfa # CHECK: blezalc $2, -20
6060
# The encode/decode functions are not inverses of each other in the immediate case.
6161
0x18 0x42 0x01 0x4d # CHECK: bgezalc $2, 1336
6262
0x18 0x42 0xff 0xfa # CHECK: bgezalc $2, -20
@@ -181,13 +181,13 @@
181181
0x49 0xc8 0x0d 0x43 # CHECK: ldc2 $8, -701($1)
182182
0x49 0xf4 0x92 0x75 # CHECK: sdc2 $20, 629($18)
183183
0x58 0x05 0x00 0x40 # CHECK: blezc $5, 260
184-
0x58 0x05 0xff 0xfa # CHECk: blezc $5, -20
184+
0x58 0x05 0xff 0xfa # CHECK: blezc $5, -20
185185
0x58 0x43 0x00 0x40 # CHECK: bgec $2, $3, 260
186186
0x58 0x43 0xff 0xfa # CHECK: bgec $2, $3, -20
187187
0x58 0xa5 0x00 0x40 # CHECK: bgezc $5, 260
188188
0x58 0xa5 0xff 0xfa # CHECK: bgezc $5, -20
189189
0x5c 0x05 0x00 0x40 # CHECK: bgtzc $5, 260
190-
0x5c 0x05 0xff 0xfa # CHECk: bgtzc $5, -20
190+
0x5c 0x05 0xff 0xfa # CHECK: bgtzc $5, -20
191191
0x5c 0xa5 0x00 0x40 # CHECK: bltzc $5, 260
192192
0x5c 0xa5 0xff 0xfa # CHECK: bltzc $5, -20
193193
0x5c 0xa6 0x00 0x40 # CHECK: bltc $5, $6, 260

‎llvm/test/MC/Mips/macro-rem.s

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -95,7 +95,7 @@
9595
# CHECK-NOTRAP: bnez $6, $tmp2 # encoding: [A,A,0xc0,0x14]
9696
# CHECK-NOTRAP: div $zero, $5, $6 # encoding: [0x1a,0x00,0xa6,0x00]
9797
# CHECK-NOTRAP: break 7 # encoding: [0x0d,0x00,0x07,0x00]
98-
# CHECk-NOTRAP: $tmp2
98+
# CHECK-NOTRAP: $tmp2
9999
# CHECK-NOTRAP: addiu $1, $zero, -1 # encoding: [0xff,0xff,0x01,0x24]
100100
# CHECK-NOTRAP: bne $6, $1, $tmp3 # encoding: [A,A,0xc1,0x14]
101101
# CHECK-NOTRAP: lui $1, 32768 # encoding: [0x00,0x80,0x01,0x3c]

‎llvm/test/Transforms/Coroutines/coro-debug-coro-frame.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -39,7 +39,7 @@
3939
; CHECK-DAG: ![[UNALIGNED_UNKNOWN]] = !DIDerivedType(tag: DW_TAG_member, name: "_6",{{.*}}baseType: ![[UNALIGNED_UNKNOWN_BASE:[0-9]+]], size: 9
4040
; CHECK-DAG: ![[UNALIGNED_UNKNOWN_BASE]] = !DICompositeType(tag: DW_TAG_array_type, baseType: ![[UNKNOWN_TYPE_BASE]], size: 16,{{.*}} elements: ![[UNALIGNED_UNKNOWN_ELEMENTS:[0-9]+]])
4141
; CHECK-DAG: ![[UNALIGNED_UNKNOWN_ELEMENTS]] = !{![[UNALIGNED_UNKNOWN_SUBRANGE:[0-9]+]]}
42-
; CHECk-DAG: ![[UNALIGNED_UNKNOWN_SUBRANGE]] = !DISubrange(count: 2, lowerBound: 0)
42+
; CHECK-DAG: ![[UNALIGNED_UNKNOWN_SUBRANGE]] = !DISubrange(count: 2, lowerBound: 0)
4343
; CHECK-DAG: ![[STRUCT]] = !DIDerivedType(tag: DW_TAG_member, name: "struct_big_structure_7", scope: ![[FRAME_TYPE]], file: ![[FILE]], line: [[PROMISE_VAR_LINE]], baseType: ![[STRUCT_BASE:[0-9]+]]
4444
; CHECK-DAG: ![[STRUCT_BASE]] = !DICompositeType(tag: DW_TAG_structure_type, name: "struct_big_structure"{{.*}}, align: 64, flags: DIFlagArtificial, elements: ![[STRUCT_ELEMENTS:[0-9]+]]
4545
; CHECK-DAG: ![[STRUCT_ELEMENTS]] = !{![[MEM_TYPE:[0-9]+]]}

‎llvm/test/Transforms/LoopVectorize/AArch64/nontemporal-load-store.ll

Lines changed: 11 additions & 11 deletions
Original file line numberDiff line numberDiff line change
@@ -259,7 +259,7 @@ for.cond.cleanup: ; preds = %for.body
259259
define i4 @test_i4_load(ptr %ddst) {
260260
; CHECK-LABEL: define i4 @test_i4_load
261261
; CHECK-NOT: vector.body:
262-
; CHECk: ret i4 %{{.*}}
262+
; CHECK: ret i4 %{{.*}}
263263
;
264264
entry:
265265
br label %for.body
@@ -282,7 +282,7 @@ define i8 @test_load_i8(ptr %ddst) {
282282
; CHECK-LABEL: @test_load_i8(
283283
; CHECK: vector.body:
284284
; CHECK: load <4 x i8>, ptr {{.*}}, align 1, !nontemporal !0
285-
; CHECk: ret i8 %{{.*}}
285+
; CHECK: ret i8 %{{.*}}
286286
;
287287
entry:
288288
br label %for.body
@@ -305,7 +305,7 @@ define half @test_half_load(ptr %ddst) {
305305
; CHECK-LABEL: @test_half_load
306306
; CHECK-LABEL: vector.body:
307307
; CHECK: load <4 x half>, ptr {{.*}}, align 2, !nontemporal !0
308-
; CHECk: ret half %{{.*}}
308+
; CHECK: ret half %{{.*}}
309309
;
310310
entry:
311311
br label %for.body
@@ -328,7 +328,7 @@ define i16 @test_i16_load(ptr %ddst) {
328328
; CHECK-LABEL: @test_i16_load
329329
; CHECK-LABEL: vector.body:
330330
; CHECK: load <4 x i16>, ptr {{.*}}, align 2, !nontemporal !0
331-
; CHECk: ret i16 %{{.*}}
331+
; CHECK: ret i16 %{{.*}}
332332
;
333333
entry:
334334
br label %for.body
@@ -351,7 +351,7 @@ define i32 @test_i32_load(ptr %ddst) {
351351
; CHECK-LABEL: @test_i32_load
352352
; CHECK-LABEL: vector.body:
353353
; CHECK: load <4 x i32>, ptr {{.*}}, align 4, !nontemporal !0
354-
; CHECk: ret i32 %{{.*}}
354+
; CHECK: ret i32 %{{.*}}
355355
;
356356
entry:
357357
br label %for.body
@@ -373,7 +373,7 @@ for.cond.cleanup: ; preds = %for.body
373373
define i33 @test_i33_load(ptr %ddst) {
374374
; CHECK-LABEL: @test_i33_load
375375
; CHECK-NOT: vector.body:
376-
; CHECk: ret i33 %{{.*}}
376+
; CHECK: ret i33 %{{.*}}
377377
;
378378
entry:
379379
br label %for.body
@@ -395,7 +395,7 @@ for.cond.cleanup: ; preds = %for.body
395395
define i40 @test_i40_load(ptr %ddst) {
396396
; CHECK-LABEL: @test_i40_load
397397
; CHECK-NOT: vector.body:
398-
; CHECk: ret i40 %{{.*}}
398+
; CHECK: ret i40 %{{.*}}
399399
;
400400
entry:
401401
br label %for.body
@@ -418,7 +418,7 @@ define i64 @test_i64_load(ptr %ddst) {
418418
; CHECK-LABEL: @test_i64_load
419419
; CHECK-LABEL: vector.body:
420420
; CHECK: load <4 x i64>, ptr {{.*}}, align 4, !nontemporal !0
421-
; CHECk: ret i64 %{{.*}}
421+
; CHECK: ret i64 %{{.*}}
422422
;
423423
entry:
424424
br label %for.body
@@ -441,7 +441,7 @@ define double @test_double_load(ptr %ddst) {
441441
; CHECK-LABEL: @test_double_load
442442
; CHECK-LABEL: vector.body:
443443
; CHECK: load <4 x double>, ptr {{.*}}, align 4, !nontemporal !0
444-
; CHECk: ret double %{{.*}}
444+
; CHECK: ret double %{{.*}}
445445
;
446446
entry:
447447
br label %for.body
@@ -464,7 +464,7 @@ define i128 @test_i128_load(ptr %ddst) {
464464
; CHECK-LABEL: @test_i128_load
465465
; CHECK-LABEL: vector.body:
466466
; CHECK: load <4 x i128>, ptr {{.*}}, align 4, !nontemporal !0
467-
; CHECk: ret i128 %{{.*}}
467+
; CHECK: ret i128 %{{.*}}
468468
;
469469
entry:
470470
br label %for.body
@@ -486,7 +486,7 @@ for.cond.cleanup: ; preds = %for.body
486486
define i256 @test_256_load(ptr %ddst) {
487487
; CHECK-LABEL: @test_256_load
488488
; CHECK-NOT: vector.body:
489-
; CHECk: ret i256 %{{.*}}
489+
; CHECK: ret i256 %{{.*}}
490490
;
491491
entry:
492492
br label %for.body

‎llvm/test/tools/llvm-cov/Inputs/binary-formats.canonical.json

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -29,7 +29,7 @@ CHECK-SAME: {"branches":{"count":0,"covered":0,"notcovered":0,"percent":0},
2929
CHECK-SAME: "functions":{"count":1,"covered":1,"percent":100},
3030
CHECK-SAME: "instantiations":{"count":1,"covered":1,"percent":100},
3131
CHECK-SAME: "lines":{"count":1,"covered":1,"percent":100},
32-
CHECk-SAME: "mcdc":{"count":0,"covered":0,"notcovered":0,"percent":0},
32+
CHECK-SAME: "mcdc":{"count":0,"covered":0,"notcovered":0,"percent":0},
3333
CHECK-SAME: "regions":{"count":1,"covered":1,"notcovered":0,"percent":100}}}
3434
CHECK-SAME: ],
3535
CHECK-SAME: "type":"llvm.coverage.json.export"

0 commit comments

Comments
 (0)