Skip to content

Pull requests: lowRISC/opentitan

New pull request New
400 Open 19,527 Closed
400 Open 19,527 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Cherry-pick to earlgrey_1.0.0: [ip/chip_entropy_src] Update chip_entropy_src_testplan.hjson
#27109 opened May 3, 2025 by github-actions bot Loading…
1
[rom_ctrl,rtl,fpv] Use new SEC_CM assertions Component:FPV FPV issue: formal testbench, property, etc IP:rom_ctrl
#27108 opened May 2, 2025 by rswarbrick Loading…
[rtl,sec] Define more precise version of ASSERT_ERROR_TRIGGER_ALERT Component:DV DV issue: testbench, test case, etc. Component:RTL
#27107 opened May 2, 2025 by rswarbrick Loading…
[rom_ctrl,dv] Correctly force u_compare.state_d Component:DV DV issue: testbench, test case, etc. IP:rom_ctrl
#27106 opened May 2, 2025 by rswarbrick Loading…
[DRAFT} Bring up of Darjeeling simulations using Verilator
#27105 opened May 2, 2025 by alees24 • Draft
[hmac] Bump HMAC verification stage into V3 Component:Doc Documentation issue IP:hmac
#27103 opened May 2, 2025 by martin-velay Loading…
1
@martin-velay
2
[dv, rv_timer] V3 checklist update
#27102 opened May 2, 2025 by antmarzam Loading…
[testplan, rv_timer] Add new min/max tests to testplan
#27101 opened May 2, 2025 by antmarzam Loading…
[dv_doc, rv_timer] Add missing interfaces plus some common tasks
#27100 opened May 2, 2025 by antmarzam Loading…
[dv, rv_timer] add racl signals to tb.sv
#27099 opened May 2, 2025 by antmarzam Loading…
[dov, rv_timer] Replace rv_timer devmode_if with alerts and racl IFs
#27098 opened May 2, 2025 by antmarzam Loading…
[tl,dv] Clean up how tl_monitor tracks resets Component:DV DV issue: testbench, test case, etc. IP:tlul
#27097 opened May 2, 2025 by rswarbrick Loading…
[rom_ext] Advance the security version if requested
#27092 opened May 1, 2025 by cfrantz Loading…
[dv, spi_device] Correct hdl_path for ram_cfg
#27089 opened May 1, 2025 by antmarzam Loading…
1
[pentest] Add automatic testing for the pentest framework
#27088 opened May 1, 2025 by nasahlpa Loading…
1
Remove all hardcoded reset requests constants
#27087 opened May 1, 2025 by pamaury Loading…
1 task
[rv_plic, fpv] Differential decoding pairs
#27086 opened May 1, 2025 by KinzaQamar Loading…
2
[opentitanlib] Add missing fields to BootLog
#27083 opened Apr 30, 2025 by cfrantz Loading…
[opentitantool] Add support Rescue 1.0
#27082 opened Apr 30, 2025 by jettr Loading…
1
[ci] update codeowners for CI CherryPick:earlgrey_1.0.0 This PR should be cherry-picked to earlgrey_1.0.0
#27081 opened Apr 30, 2025 by nbdd0121 • Draft
1
[otp_ctrl] Re-express PartInvDefault as an array
#27069 opened Apr 29, 2025 by alees24 Loading…
5
[ci] experiment with hyper310 bitstream for all jobs
#27068 opened Apr 29, 2025 by jwnrt • Draft
2
[rv_plic, fpv] Rsp and Data intg undetectable in reg_if
#27066 opened Apr 29, 2025 by KinzaQamar Loading…
1
[DO NOT MERGE] Try to debug e2e bootstrap rma flakiness
#27065 opened Apr 29, 2025 by pamaury • Draft
1
[ip/chip_entropy_src] Update chip_entropy_src_testplan.hjson
#27064 opened Apr 29, 2025 by github-gcontributor Loading…
@moidx @vogelpi
3
ProTip! Exclude everything labeled bug with -label:bug.