Change the repository type filter
All
Repositories list
35 repositories
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory as well as MMIO, removing the dependence on para-virtualized I/O.
- This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate the accesses issued from the bus masters.
riscv-elf-psabi-doc
Publicriscv-ap-tee
PublicThis repo holds the work area and revisions of the non-ISA specification created by the RISC-V AP-TEE TG. This specification defines the programming interfaces (ABI) to support the Confidential VM Extension (CoVE) confidential computing architecture for RISC-V application-processor platforms.rvv-intrinsic-doc
Publicriscv-iommu
Publicriscv-brs
PublicThe Boot and Runtime Services (BRS) specification provides the software requirements for system vendors and Operating System Vendors (OSVs) to interoperate with one another by providing expectations for the Operating System (OS) to utilize in acts of device discovery, system management, and other rich operations provided in this specification.riscv-rqsc
Publicriscv-server-platform
PublicThe RISC-V Server Platform specification defines a standardized set of hardware and sofware capabilities, that portable system software, such as operating systems and hypervisors, can rely on being present in a RISC-V server platform.riscv-arch-test
Publicriscv-rpmi
Publicriscv-sbi-doc
Publicriscv-semihosting
Publicserver-soc
PublicThe repo holds the draft non-ISA Server SoC specification being developed by the Server SoC specification TG and to release intermediate releases of the specification on milestones. Further downstream this repo will be used to release specifications for public review.riscv-acpi-ffh
Publicriscv-device-tree-doc
Publice-trace-encap
Publicriscv-cbqri
PublicThis repo holds the work area and revisions of a QoS register interface for caches and memory controllers specification. The QoS register interface is a non-ISA specification that supports configuring resource allocations to applications and monitoring the resource usage by applications.riscv-ras-eri
PublicThe (RAS Error-record Register Interface) RERI provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting and logging of errors by means of a memory-mapped register interface to enable error detection, provide the facility to log the detected errors (including their severity, nature, and location), and confi…riscv-iommu-invalidation
Publicserver-soc-ts
Publicriscv-arch-test-reports
Public