Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RP1 clocks #6459

Merged
merged 9 commits into from
Nov 29, 2024
Merged

RP1 clocks #6459

merged 9 commits into from
Nov 29, 2024

Commits on Nov 25, 2024

  1. dt-bindings: net: cdns,macb: Add compatible for Raspberry Pi RP1 

    The Raspberry Pi RP1 chip has the Cadence GEM ethernet
controller, so add a compatible string for it.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    b448e46 View commit details
    Browse the repository at this point in the history

  2. net: macb: Add support for Raspberry Pi RP1 ethernet controller 

    The RP1 chip has the Cadence GEM block, but wants the tx_clock
to always run at 125MHz, in the same way as sama7g5.
Add the relevant configuration.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    7502d70 View commit details
    Browse the repository at this point in the history

  3. rp1: clk: Only set PLL_SEC_RST in rp1_pll_divider_off 

    Rather than clearing all the bits in rp1_pll_divider_off
and setting PLL_SEC_RST, retain the status of all the other
bits.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    944f616 View commit details
    Browse the repository at this point in the history

  4. rp1: clk: Rationalise the use of the CLK_IS_CRITICAL flag 

    The clock setup had been copied from clk-bcm2835 which had to cope
with the firmware having configured clocks, so there were flags
of CLK_IS_CRITICAL and CLK_IGNORE_UNUSED dotted around.

That isn't the situation with RP1 where only the main PLLs, CLK_SYS,
and CLK_SLOW_SYS are critical, so update the configuration to match.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    4a9e687 View commit details
    Browse the repository at this point in the history

  5. dt: arm64: Fixup RP1 ethernet DT configuration 

    Configure RP1's ethernet block to do the correct thing.
clk_eth is intended to be fixed at 125MHz, so use a new compatible,
and use assigned-clocks to configure the clock appropriately.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    325a73a View commit details
    Browse the repository at this point in the history

  6. clk: rp1: Add RP1_CLK_DMA. 

    The DMA block has a clock, but wasn't defined in the driver. This
resulted in the parent being disabled as unused, and then DMA
stopped working.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    95642ab View commit details
    Browse the repository at this point in the history

  7. rp1: clk: Remove CLK_IGNORE_UNUSED flags 

    There should be no issue in disabling the RP1 clocks as long as
the kernel knows about all consumers.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    31993fd View commit details
    Browse the repository at this point in the history

  8. dt: rp1: Use clk_sys for ethernet hclk and pclk 

    hclk and pclk of the MAC are connected to clk_sys, so define
them as being connected accordingly, rather than having fake
fixed clocks for them.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    2ade928 View commit details
    Browse the repository at this point in the history

  9. dt: rp1: Link RP1 DMA to the associated clock 

    This makes the kernel representation of the clock structure
match reality.

Signed-off-by: Dave Stevenson <[email protected]>
    @6by9
    6by9 committed Nov 25, 2024
    Configuration menu
    Copy the full SHA
    56a949d View commit details
    Browse the repository at this point in the history