Skip to content
View ryuz's full-sized avatar

Block or report ryuz

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. BinaryBrain Public

    Binary Neural Network Framework for FPGA(Differentiable LUT)

    C++ 157 22

  2. jelly Public

    Original FPGA platform

    Verilog 62 16

  3. hos-v4a Public

    HOS-V4 Advance (uITRON4.0 Real-Time OS) local version

    C 12 3

  4. ultra96v2_multi_io Public

    ultra96v2_multi_io board (KiCAD)

    5

  5. jelly-mem_access Public

    Memory Mapped I/O access library for Rust

    Rust 1

  6. vitisenv Public

    Simple Vitis/Vivado version management

    Shell 1

1,255 contributions in the last year

Contribution Graph
Day of Week April May June July August September October November December January February March April
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Contribution activity

April 2025

Created 8 commits in 2 repositories
Opened 1 pull request in 1 repository
ryuz/jelly 1 merged
  • Develop
    This contribution was made on Apr 3
5 contributions in private repositories Apr 13 – Apr 14
Loading