Skip to content

Issues: tomcl/issie

Beta
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

40 Open 177 Closed
40 Open 177 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

fsdocs fails to generate API docs when watching
#532 opened Apr 6, 2025 by tomcl
Organise the code base
#531 opened Apr 5, 2025 by tomcl
1
Sort duplicated components by default.
#528 opened Apr 4, 2025 by SanjitRaman
2
Adding a rename keyboard shortcut
#526 opened Apr 4, 2025 by SanjitRaman
8
Issie Design Sheet Parameter Features
#522 opened Mar 31, 2025 by tomcl
Add HintPane or popup hints to not obvious features that go away when those features are used
#519 opened Mar 23, 2025 by tomcl
1
Better handling of large designs
#515 opened Mar 21, 2025 by tomcl
1
Hangs on verilog input
#511 opened Mar 10, 2025 by h3430
1
verliog issue
#510 opened Mar 10, 2025 by Original-2
1
documentation build does not work
#508 opened Mar 8, 2025 by tomcl
1
Miscellaneous features Summer 2025
#506 opened Mar 3, 2025 by tomcl
1
Cross-platform compilation
#494 opened Dec 12, 2024 by samuelpswang
@samuelpswang
Augment ISSIE Verilog Parser Capability
#458 opened Aug 5, 2024 by samuelpswang
1
Make simulations work for times longer than given by an int32 time.
#445 opened Mar 28, 2024 by tomcl
Better wire separation
#441 opened Mar 16, 2024 by tomcl
Installing Issie 4.1.0 on Macs
#428 opened Oct 30, 2023 by tomcl
3
Improve the new Verilog compiler UI and error reporting
#321 opened Jul 16, 2023 by tomcl
Improve Issie Truth Tables
#306 opened Jul 14, 2023 by tomcl
Waveform Simulation: improve selector
#298 opened Jul 14, 2023 by tomcl
@stmy628
2
Allow for a library of configurable CPUs
#290 opened Jun 4, 2023 by tomcl
Allow schematic to be edited in a different window
#289 opened Jun 4, 2023 by tomcl
Improve readability of waveform display
#288 opened Jun 4, 2023 by tomcl
Enhance merge/split for multi-way use
#287 opened Jun 4, 2023 by tomcl
1
waveform simulation selection persistence
#285 opened Jun 4, 2023 by tomcl
Combinational Verilog component UI has missing confirmation on cancel dialog
#265 opened Dec 11, 2022 by tomcl
ProTip! Updated in the last three days: updated:>2025-04-16.