Skip to content
View varunnagpaal's full-sized avatar
💭
I may be slow to respond.
💭
I may be slow to respond.

Block or report varunnagpaal

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. Analog-Design-Modelling Analog-Design-Modelling Public

    Analog Hardware Hands on Design Labs and Modelling using SPICE Tools (NI Multisim, LTSpice)

    23 4

  2. Digital-Hardware-Modelling Digital-Hardware-Modelling Public

    Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)

    VHDL 60 13

  3. cpp cpp Public

    C++ code and projects

    C++ 1

  4. HealthWatch HealthWatch Public

    C