Skip to content

Issues: Xilinx/mlir-aie

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

85 Open 136 Closed
85 Open 136 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

How to run simulation on VCK5000 board?
#2020 opened Jan 19, 2025 by micropuma
trying to implement mean for large data array
#2016 opened Jan 13, 2025 by antonio-fc
4
Softmax programming example occasionally fails testing
#2014 opened Jan 10, 2025 by fifield
Temporarily disabled -Werror=sign-compare in CMakeLists.txt
#2013 opened Jan 10, 2025 by erwei-xilinx
@erwei-xilinx
iterate over the same memory buffer multiple times in one kernel call
#2008 opened Jan 8, 2025 by antonio-fc
1
Add python 3.13 in release
#2006 opened Jan 8, 2025 by KEKE046
1
Trace not generated when building some designs with peano (CHESS=false) bug Something isn't working
#2001 opened Dec 20, 2024 by jackl-xilinx
@jackl-xilinx
problem with distribution in memory tile
#1999 opened Dec 19, 2024 by antonio-fc
6
Allow choosing allocation scheme per tile enhancement New feature or request
#1985 opened Dec 17, 2024 by AndraBisca
Potential Errors with Linking Object FIFO's with different sizes with Transfomations bug Something isn't working triaged This has been looked at and triaged
#1980 opened Dec 16, 2024 by iavssw
@AndraBisca
Iterating multiple times over a buffer object
#1976 opened Dec 13, 2024 by antonio-fc
3
Some questions about the number of Compute tiles? triaged This has been looked at and triaged
#1964 opened Dec 10, 2024 by ngdymx
@AndraBisca @pvasireddy-amd
8
sliding_window_conditional: python version not working
#1959 opened Dec 5, 2024 by pvasireddy-amd
@AndraBisca @pvasireddy-amd
Building matmul single-core with trace enabled leads to intermittent failures bug Something isn't working
#1957 opened Dec 5, 2024 by jackl-xilinx
Error when running whole_array
#1954 opened Dec 3, 2024 by AJ-RR
@AndraBisca
1
"Per column" device types for npu2 (Strix) enhancement New feature or request good first issue Good for newcomers
#1949 opened Dec 2, 2024 by jgmelber
Make RTP's atomic by generating a lock and changing it's state in the runtime_sequence enhancement New feature or request
#1938 opened Nov 20, 2024 by jgmelber
@jgmelber @endtaka-amd
1
Move hardcoded MemTile offsets for buffers and locks from AIERT.cpp to TargetModel
#1937 opened Nov 20, 2024 by jgmelber
@AndraBisca
Choose dimensions or sizes + strides for user-facing operations
#1922 opened Nov 15, 2024 by hunhoffe
2
aie.dma_bd (DMABDOp) parsing of optional attributes is fragile/buggy
#1921 opened Nov 15, 2024 by hunhoffe
Remove unnecessary custom printers and parsers from AIEVec ops good first issue Good for newcomers quality Improve code quality: maintainability, cleanup, code reorganization.
#1894 opened Oct 31, 2024 by jsetoain
Port PR #807 from iree-amd-aie
#1857 opened Oct 21, 2024 by jsetoain
@jsetoain
How to execute a VCK5000-based mlir-tutorial?
#1838 opened Oct 15, 2024 by shibizhao
@eddierichter-amd
9
How to convert AFFine to AIEvecde?
#1833 opened Oct 14, 2024 by pyl3000
@jsetoain
1
error: use of undeclared identifier 'hsa_amd_signal_create_on_agent'
#1793 opened Sep 25, 2024 by thhongee
@eddierichter-amd
4
ProTip! Updated in the last three days: updated:>2025-01-16.