Skip to content

Pull requests: YosysHQ/yosys

New pull request New
121 Open 2,862 Closed
121 Open 2,862 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add keyword-based helper functions into Rosette backend
#5128 opened May 17, 2025 by gussmith23 Loading…
1 task
Disable STRIP operations when appropriate.
#5127 opened May 17, 2025 by RonxBulld Loading…
smt backend option --dump-vlogtb produces Verilator error
#5122 opened May 14, 2025 by trayres • Draft
Add state_dependent_path_declaration so that ifnone can be parsed
#5121 opened May 14, 2025 by FlinkbaumFAU Loading…
aiger: fix -map and -vmap
#5109 opened May 9, 2025 by widlarizer Loading…
2 tasks done
1
1
Update verilog_frontend.cc
#5102 opened May 7, 2025 by KrystalDelusion Loading…
opt_expr: fix shift optimization with overflowing shift amount
#5101 opened May 7, 2025 by georgerennie Loading…
2
4
rename: add -move-to-cell option in -wire mode
#5100 opened May 7, 2025 by jix Loading…
3
rtlil: enable single-bit vector wires
#5095 opened May 6, 2025 by widlarizer Loading…
8
autoname: Check for potential overflow
#5081 opened May 1, 2025 by KrystalDelusion Loading…
1
Updates to bugpoint
#5068 opened Apr 28, 2025 by KrystalDelusion Loading…
5 of 6 tasks
1
AstNode garbage collector for debugging
#5063 opened Apr 25, 2025 by widlarizer • Draft
check: promote some problems to errors by default, add -permissive
#5058 opened Apr 23, 2025 by widlarizer • Draft
3
more detailed Stat command
#5054 opened Apr 23, 2025 by suisseWalter • Draft
4
techlibs/lattice: add missing clock muxes to ECP5 block ram blackboxes
#5045 opened Apr 21, 2025 by danderson Loading…
1
1
Updating test_cell
#5024 opened Apr 15, 2025 by KrystalDelusion Loading…
7 tasks done
5
opt_clean: handle undriven and x-bit driven bits consistently
#5004 opened Apr 8, 2025 by widlarizer Loading…
3
dump: add --sorted flag
#5003 opened Apr 8, 2025 by widlarizer Loading…
1
techmap: map $alu to $fa instead of relying on extract_fa enhancement
#4997 opened Apr 7, 2025 by widlarizer Loading…
1 task
Trigger abc segfault for testing
#4963 opened Mar 26, 2025 by widlarizer • Draft
1
simplify: Skip AST_PRIMITIVE in AST_CELLARRAY
#4959 opened Mar 24, 2025 by KrystalDelusion Loading…
1
1
QuickLogic DSPv2 support
#4932 opened Mar 11, 2025 by povik • Draft
1 of 2 tasks
Derive abstract cells in top module during hierarchy
#4930 opened Mar 6, 2025 by KrystalDelusion • Draft
1
1
Update contributing rst with command/cell help info
#4929 opened Mar 4, 2025 by KrystalDelusion • Draft
1 of 3 tasks
Add gatesi_mode to init gates under gates_mode in BLIF format enhancement
#4928 opened Mar 3, 2025 by XutaxKamay • Draft
2
ProTip! Add no:assignee to see everything that’s not assigned.