Skip to content

Issues: chipsalliance/caliptra-ss

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

46 Open 31 Closed
46 Open 31 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Subsystem error reporting and handling implementation documentation Improvements or additions to documentation
#220 opened Apr 1, 2025 by elecharo
1
ARID, AWID have incorrect radix's in caliptra_ss_top.sv
#216 opened Apr 1, 2025 by gyley1
Caliptra SS 2.0, AXI master and slave interface out-standing support
#213 opened Apr 1, 2025 by DerekWangScaleflux
Clock design difference in Caliptra SS integration spec and Caliptra RTL integration spec
#211 opened Apr 1, 2025 by DerekWangScaleflux
[BUG] JTAG access to MCU SRAM does not work bug Something isn't working
#208 opened Mar 31, 2025 by Nitsirks
2
About SRAM Size and Potential Side Effects
#203 opened Mar 31, 2025 by Van-Jiang
Questions Regarding Caliptra Subsystem Top-Level Interfaces
#202 opened Mar 31, 2025 by Van-Jiang
[BUG] JTAG write address decode to MCU_RESET_VECTOR is incorrect bug Something isn't working
#199 opened Mar 28, 2025 by Nitsirks
2
OTP RDL register conflict
#194 opened Mar 27, 2025 by swenson
Inconsistencies in OTP fuse map
#193 opened Mar 27, 2025 by swenson
Test/Infra cleanup checklist enhancement New feature or request
#191 opened Mar 27, 2025 by calebofearth
4 tasks
@nileshbpat
[lc_ctrl,sw] Wrong masks for ready & init test-env-bug
#177 opened Mar 26, 2025 by nasahlpa
1
@nasahlpa
Mandatory/Optional definition of Fuse map documentation Improvements or additions to documentation
#176 opened Mar 26, 2025 by rioone2023
@ekarabu
2
Questions on Caliptra SS integration question Further information is requested
#171 opened Mar 24, 2025 by sukkyu25
i3c_recovery has modules with missing port connections
#167 opened Mar 24, 2025 by gyley1
@kgugala @nileshbpat
3
I3C instance has incorrect ADDR Width specified
#164 opened Mar 24, 2025 by gyley1
1
@kgugala @nileshbpat
1
Caliptra SS TB Bad AXI Assertions test-env-bug
#157 opened Mar 20, 2025 by clayton8
OTP Undriven Assertion Signals CALIPTRA_ASSERT_INIT_NET bug Something isn't working
#148 opened Mar 19, 2025 by clayton8
@ekarabu
1
TB Workaround test-env-bug
#146 opened Mar 18, 2025 by calebofearth
@nileshbpat
LCC volatile debug unlock question Further information is requested
#141 opened Mar 17, 2025 by elecharo
1
Question about AXI behavior documentation Improvements or additions to documentation
#133 opened Mar 14, 2025 by Van-Jiang
@clayton8 @calebofearth
8
LC controller TOKEN Format documentation Improvements or additions to documentation
#124 opened Mar 5, 2025 by ekarabu
@ekarabu
OTP: DIRECT_ACCESS_WDATA_x registers are marked as r (read-only) for sw question Further information is requested
#122 opened Mar 4, 2025 by swenson
OTP: Inconsistent offsets for registers question Further information is requested
#121 opened Mar 4, 2025 by swenson
@ekarabu
2
Request to update CSS-BootFSM to enable boot of MCU via MCI registers without booting Caliptra Core enhancement New feature or request
#120 opened Mar 4, 2025 by brianmsutton
@clayton8 @brianmsutton
5
ProTip! Find all open issues with in progress development work with linked:pr.