#

combinational-lock

Here is 1 public repository matching this topic...

arjun-mec / Digital-Combination-Lock

Verilog Implementation of a Digital Combinational Lock which unlocks when a specific 3 bit sequence is entered.

verilog icarus-verilog gtkwave shift-register sequential-logic combinational-lock d-flip-flop

Updated Nov 6, 2024
Verilog

Improve this page

Add a description, image, and links to the combinational-lock topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the combinational-lock topic, visit your repo's landing page and select "manage topics."