#

singleport

Here is 1 public repository matching this topic...

Sibakumarpanda / Singleport_RAM_verification_with_UVM

64KB Single port RAM verification with UVM

ram rtl testcase scenario systemverilog 64k dut uvm-verification uvm-testbench-builder singleport spram

Updated Mar 24, 2025
SystemVerilog

Improve this page

Add a description, image, and links to the singleport topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the singleport topic, visit your repo's landing page and select "manage topics."