Projects using the Sipeed Tang Primer FPGA development board
-
Updated
Dec 6, 2020 - Verilog
#
sipeed-tang-primer
Here are 6 public repositories matching this topic...
🐦 Flappy Bird game on Sipeed Tang Primer 20K FPGA board
-
Updated
May 4, 2025 - Verilog
First steps with the Sipeed Tang Primer 20k FPGA.
-
Updated
May 5, 2025 - Verilog
OpenSource tool usage for TangPrimer 20K with the DockExt Board
-
Updated
Mar 17, 2025 - Makefile
This project implements a BCD (Binary-Coded Decimal) converter that reads DIP switch input and controls a 7-segment display, showing digits 0–8 or ‘E’ for invalid combinations.
-
Updated
May 5, 2025 - Verilog
Improve this page
Add a description, image, and links to the sipeed-tang-primer topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the sipeed-tang-primer topic, visit your repo's landing page and select "manage topics."