This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
-
Updated
Oct 8, 2024 - C++
This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.
Add a description, image, and links to the systemc-clang topic page so that developers can more easily learn about it.
To associate your repository with the systemc-clang topic, visit your repo's landing page and select "manage topics."