Must-have verilog systemverilog modules

Serial communacation (USART) on the ATMega 2560 using C++ classes

UART receive task

Projekt (UART přijímací část) z předmětu Návrh číslicových systémů (INC), druhý semestr bakalářského studia BIT na FIT VUT/BUT, ak.rok 2021/2022

Universal Asynchronous Receiver Transmitter

Low resource UART receiver for FPGA.

This is an ESP32 project for receiving json from another device by uart and send it to the server. Also provide web service for management.

Contents presented in the Microcontrollers Laboratory Course; Microcontrollers used: Arduino UNO R3 & DOIT ESP32 DEVKIT V1 - CSE Department, Shiraz University, Spring 2025.

SystemVerilog UART transciever

A complete UART (Universal Asynchronous Receiver/Transmitter) implementation for FPGAs, written in Verilog HDL. This project includes transmitter and receiver modules, baud rate generation, and test infrastructure for both simulation and hardware validation.

Device connection and data transmission via UART - simple example

If we run out of input pins on FPGA, we can instantiate receiver of uart in DUT (design under test). Receiver will receive data from PC serially and convert this serial data to parallel data and give it to DUT to use it without hesitation of shortage of input pins.